Introduction
A block diagram of the overall system is shown in Figure 1 . The active target and video data aquisition system are only a small part of a much larger experiment at Fermilab. The unigue features of the VDAS discussed here are the data compactor and the 8 megabyte FIFO, both of which have data throughput rates of at least 30 megabytes/second.
The scintillating glass fiber plate acts as an active target for the experiment and will be used for vertex detection and for identification of particle decays which may happen near the interaction vertex. The scintillating glass target produces an image of any charged particles that pass through or interact within it. The light produced by the target is at the single to few photon level per fiber and needs multiple stages of image intensification to be seen or recorded.
A video camera is used to convert the image into a form that can be digitized for input to a computer. (Early glass tests used a film camera.) The video control section keeps camera, ADC, and compactor electronics in rigid synchronization to assure that there is no pixel jitter. The data compactor operates on the flash ADC video data, compressing it to reduce the amount of storage needed to reconstruct the image.
The compactor is constrained to cause no degradation of image information. Any loss of image resolution would make later reconstruction of the physics of the interaction much more difficult.
The FIFO memory is used to buffer the high speed bursts of data from the compactor allowing the computer to take the data at its own rate. The control CPU is used to move data from the FIFO onto mass storage in the form of an optical disk. The CPU also copies selected frames into a video display generator for viewing. ADC: The flash ADC used at this time is a Siemens 6020 running at a maximum rate of 30 MHz, it produces 6 bits of data corresponding to 64 levels of intensity or grey scale. The intensity values of the pixels will be used to reconstruct the tracking information to a higher resolution than is inherent in the resolution of the camera. Fig.1 Overview of Video-Data-Aquisition system to be used in Fermilab Experiment E-687. Compacting the data allows more images/second to be recorded.) A prime requirement for the compaction scheme is that the image be totally reconstructable, since its used to reconstruct the interaction vertex. The data must be complete, unlike some image compression schemes where the result has only to be pleasing to the human eye. The compaction scheme is also required not to be "explosive", which is to say that, if a large number of pixels are above threshold, it should not take more memory to store the "compacted data" than the un-compacted data. The scheme used has both these properties in that the data is exactly recontructable and if there are no zeros the space needed to store the frame is 1 byte/pixel.
Compaction Method
TW&eiiethod of compaction is to count and discard "zero" s (a ""zero"" is any value below a preset threshold) until the "zero" count equals 127 or a non-"zero" value is found. If a non-"zero" value is found the "zero" count is written, followed by the pixel value. If the "zero" count reaches 127 then that count is written and the "zero" counter reset. Only "zero" counts of one or more are ever written, so that consecutive non-zero pixel values are not separated by extraneous reset "zero" counts.
The compacted data word must be at least 1 bit larger than the input data words being compressed to allow for a flag bit in the data. The method used to achieve the required speed for this encoding scheme is that of data pipelining. All the latches shown in Fig. 2 are gated by a common strobe derived from the master pixel clock. Every 33 nsec. the data moves down 1 latch level. The pipelining of the data paths allows more than enough time at each level for the gate delays needed to make the decisions.
The first latch allows the maximum amount of time for the magnitude comparison. The second latch's output has both the data and the result of the magnitude test. The third latch adds to the data stream the "zero" count and status bits indicating if the "zero" count is 0 or if its 127. These status bits are used to decide what types of loads are performed later. The fourth and final latch gates through all the information needed to produce the load strobes for LDZ (load "zero" count), LDD (load data), LDHS (load horizontal sync marker), as well as "zero" counter control lines for INCZC (increment "zero" count) and CLRZC (clear "zero" count). All of these signals plus the data and "zero" counts appear at the output of the final latch at the same time. These signals are available for 33 nsec., during which the load strobes occur as needed. The load control logic operates a mux and strobe select to load the appropriate data. This entire system is designed to run synchronously with strobes continuously produced but only enabled under the proper conditions.
The 8 bit wide output of the compactor is packed into a 32 bit wide word and converted to standard TTL logic levels for transmission to the FIFO. Figure 3. ). When the eighth shift, or FIFO write, has occured, all eight 32 bit words are transfered to the 256 bit input storage register. This 256 bit word is written to memory on the next available memory cycle. Eight more writes may now occur to the FIFO before another memory write cycle is needed. This scheme allows FIFO writes to occur eight times as fast as the memory cycle time.
The output configuration of the FIFO is similar to its input, as each 32 bit word is read out the next data word is shifted over to take its place. When the last word is read from the PIPO shift register several internal strobes occur that load new data from the 256 bit output storage register into the PIPO output shift register, and new data from the memory array is loaded into the output storage register on the next available memory cycle.
A unique feature of this FIFO design is that the larger the FIFO becomes the higher its data rate can be (Within the limits of the AS TTL latches). The FIFO is being expanded to 16 megabytes which will increase the maximum data rate to over 100 megabytes/second. Doubling the internal word size to 512 bits allows a main memory read or write to occur half as often.
Memory Control
Memory cycle arbitration for read, write or refresh cycles is determined by a priority encoder. Writes have the highest priority with reads next and refresh with the lowest priority. While the current memory cycle is occuring, the decision is being made as to what the next cycle will be, and all memory addresses for read, write and refresh are being calculated.
By the end of the current memory cycle, read, write and refresh memory addresses for the next cycle have been strobed into their respective latches. As the new memory cycle begins the address latch outputs are gated onto the address bus and the appropriate memory control siginals (RAS, CAS or WE) are generated depending on the cycle type. When the FIFO is emptied of all data the refresh control logic is inhibited preventing memory refresh cycles and lowering power consumption.
This FIFO may be applied to any area where a very large high speed buffer is needed. Applications may include experimental data input buffers for high energy physics, medical imaging, high speed computer links, high speed data logging, ect.
Results
The only tests of the system for digitizing data have been with cosmic rays. A cosmic-ray telescope was set up to produce a crude trigger and gate the image intensifier and digitizing system. Software was written to reconstruct the image using compacted data read from the FIFO.
Early tests were done with no compaction to verify the operation of the FIFO and image reconstruction software. Once these were fully checked, compactor operation was checked on test images and finally upon real time cosmic ray events.
The camera used was a Fairchild 3100F CCD with fiber-optic input plate, interlaced fields, and a resolution of 384 X 244 pixels/field (Since the final system will be non-interlaced we treat each field as a separate image.), and a pixel rate of 15 Mhz. (1984) 590-594. [2] R. Ruchti, et al., These proceedings.
